

Reducing MLC Flash Memory Retention Errors through Programming Initial Step Only

The 31st International Conference on Massive Storage Systems and Technology (MSST 2015, Research Track)

Wei Wang¹, Tao Xie², and , Antoine Khoueir³, and Youngpil Kim³

Introduction

The floating-gate of a memory cell stores a number of electrons, which affects the cell's threshold voltage, V_{th} . The value of V_{th} is measured to determine the state of a cell. A retention error is caused by electron leakage and de-trapping phenomenon over time, which shift the V_{th} of a programmed cell to a lower level across its left reference voltage. Retention error has been identified as the dominant flash memory error. To compensate a cell's charge loss over time, and thus, correct its retention error, an intuitive solution is to inject an appropriate amount of electrons into a cell so that its V_{th} can be pushed back to its original level.




Fig. 1 (a) A cell; (b) MLC threshold voltage distribution.

The PISO Approach

PISO exploits the first programming-and-verifying step in a programming operation by programming the data corresponding to the safe V_{th} .




Fig. 2 (a) A PISO operation; (b) before; (c) after PISO.

The safe threshold voltage

- ★ LSB page: data '1'
- ★ MSB page: the data stored in its associated LSB page.





Fig. 3 Programming an MLC cell.

★ MSB PISO cost is larger than LSB PISO cost.

Preventing the excessive use of PISO



An Analytical Model

Threshold voltage distribution

$$f(x) = \sum_{s=0}^3 \frac{1}{4\sqrt{2\pi}\delta_s} \exp\left\{-\frac{(x - \mu_s)^2}{2\delta_s^2}\right\}$$

Voltage shift due to retention and a PISO operation

$$f(x) = \sum_{s=0}^3 \frac{1}{4\sqrt{2\pi}\delta_s} \exp\left\{-\frac{[x + m\Delta V_{th,S}^R - (1 - \alpha(t))\mu_s]^2}{2\delta_s^2}\right\}$$

The number of PISO operations applied can be solved by the error minimization problem

$$\min \left[\frac{1}{4} Q_{S_0} \left(\frac{|\Delta_0|}{\delta_0} \right) + \frac{1}{4} Q_{S_1} \left(\frac{|\Delta_1|}{\delta_1} \right) + \frac{1}{4} Q_{S_2} \left(\frac{|\Delta_2|}{\delta_2} \right) + \frac{1}{4} Q_{S_3} \left(\frac{|\Delta_3|}{\delta_3} \right) + \frac{1}{4} Q_{S_4} \left(\frac{|\Delta_4|}{\delta_4} \right) + \frac{1}{4} Q_{S_5} \left(\frac{|\Delta_5|}{\delta_5} \right) \right]$$




Fig. 5 V_{th} distributions; (a) normal; (b) left shifted; (c) with inadequate number of PISOs; (d) over-programmed.

Testing Methodology

Variable Relaxation Aging

Flash memory are supposed to be used in a 3 years @ 45 C environment.

Baking: 70.6 hours @ 100C

Retention acceleration

Programmed flash memory devices are stored under 40C for 3 months.

Baking: 63 hours @ 70C.

Group	P/E's
A	1 K
B	2 K
C	4 K
D	6 K
E	12 K
F	20 K




Fig. 6 Variable relaxation cycling procedure.


	Flash A	Flash B
Page size	16 KB	16 KB
Pages per block	512	256
Blocks per plane	2,048	2,048
Plane per die	2	1
Dies per package	4	2
Read latency (μ s)	47	47
LSB page write latency (μ s)	471	566
MSB page write latency (μ s)	1,353	1,870

Evaluation Results


Effectiveness

The number of bit errors rapidly decreases within 10 PISOs.

Further increasing the number of PISOs enlarges bit errors.




Comparisons with read disturb



The read disturb scheme demands a much larger number of operations in order to reduce a similar number of errors.

An appropriate number of PISO operations



Applying PISO operations 10 times each month can reduce the largest number of retention errors among the four groups.

A dynamic retention error detection mechanism that periodically samples retention errors can be applied.

Conclusions

PISO is efficient and effective compared to other types of retention error reduction methods. It can be readily implemented in either the FTL of an SSD or in a flash file system. It is simple and do not require a prior knowledge of the original stored data.

Acknowledgement

This work was done when I was in Seagate as an intern. It was partially supported by the US National Science Foundation under Grant CNS-1320738.

References

- [1] Y. Cai and E. Haratsch et al., "Error patterns in mlc nand flash memory: Measurement, characterization, and analysis," in DATE, 2012.
- [2] F. Sala et al., "Dynamic threshold schemes for multi-level non-volatile memories," IEEE TC, 2013.
- [3] W. Wang, T. Xie, and D. Zhou, "Understanding the impact of threshold voltage on mlc flash memory performance and reliability," in ACM ICS'14, 2014.

1. Computational Science Research Center, SDSU
2. Computer Science Department, SDSU
3. Seagate Technology.